Больше информации по резюме будет доступно после регистрации
ЗарегистрироватьсяMale, 52 years, born on 30 October 1973
Almaty, willing to relocate, prepared for business trips
Project Manager, Senior FPGA Engineer, Senior Hardware Engineer
Specializations:
- Development team leader
Employment type: full time
Work experience 25 years 9 months
November 2005 — currently
20 years 7 months
Medical Technologies Ltd, Moscow
Project Manager / Chief of RnD Lab
Development of digital X-Ray detectors, Management of the RnD group.
Development of architecture, schematic (AFE, DFE), of the mixed electronic systems.
Counseling of PCB topology.
Programming the FPGA, DSP, MCUs.
Working with interfaces: USB, Ethernet, DVI, CAN, CoaXPress.
Realization of the different interface/arithmetic cores in FPGA (NAND, SDRAM, DDR II, micro-MCU, quadrature receiver, scramblers, PLL, etc.)
Development of customized CCD/CMOS camera solutions (including HD):
- Concepts, Schematics, and Implementation of the cameras based on CCD/CMOS sensors;
- Architecture design;
- FPGA programming.
Calculation, modeling and programming of wireless power transfer system.
Project management.
Supervising of workflow of the RnD group.
September 2004 — May 2005
9 months
BIPS LLC, Almaty
Head of Lab
Development of Bluetooth(CSR chipset, BlueLab tools) communicator with Java-based firmware for UMTS Network. Implementation of native methods (VoIP) in Java apps.
March 2000 — July 2004
4 years 5 months
Grand-Prix LLC, Moscow
Senior RnD Engineer
Development of architecture, schematics and firmware for ISDN BRI/PRI converters/compressors. Implementations of DSP algorithms using FPGA, DSP and microcontrollers.
Issue of technical docs. Technological recommendations for manufacturing.
Implementation (at hardware and firmware levels) of a number of interfaces: ISA, PCI, USB, MII, ISDN, etc.
About me
- Project management, organization of development workflow
- Technological recommendations and documents
- DSP (architecture and algorithms development, system perfomance estimation)
- FPGA (schematic, firmware (Verilog, SystemVerilog)
- High speed electronics design
- High speed PCB design (familiar with HyperLynx).
- Mixed design (Analog + Digital)
- Working with CCD and CMOS area sensors
- Estimation of perfomance of the optical systems.
- Working with different types of CPUs, DSPs
- very familiar with the most of interfaces, i.e. USB, Ethernet, CAN, I2C, Bluetooth
- good experience in development with utilizing the next devices:
DSPs (ADI ADSP218x, ADSP219x, ADSP21161; TI TMS320C5509);
MCs (ATMEL AVR, DalSemi 51-family, TI MSP430, ARM Cortex M3);
FIFO/SDRAM/DDR memory (Cypress, IDT, Micron, Hynix);
TDM multiplexers (Infineon);
CCD/CMOS imagers (Sony ICX429/415, Cypress IBIS, DALSA, Kodak, e2v);
FPGA (Altera MAX/FLEX/APEX/Cyclone);
USB, Ethernet, Bluetooth, DVI, HDMI (USBN9604, CY68013, NET2270, KS8001, CSR);
AFE (impulse transformers, insulators, power components, AD8007, AD9824, AD5441, AD9970)
- Publications:
1. http://opencores.org/project,dpll-isdn
2. http://www.chip-news.ru/archive/chipnews/200301/6.html
3. http://www.chip-news.ru/archive/chipnews/200209/2.html
4. http://www.chip-news.ru/archive/chipnews/200306/2.html
- Inventions:
1. Automatic adaptive collimation in mammography (patent pending)
2. Scintillation detector (131588 RU)
Portfolio
Higher education
1995
Higher education
Kazakh National Technical University
Electronics, Design, Hardware, Processor Unit, Master
Languages
Professional development, courses
2009
Courses of Spanish Language
Instituto Cervantes de Moscú, Basic Level
2006
MS Project Cources
"Specialist" (based on MGTU) education center, yes
2002
Microchip Workshop, Microchip Inc
Microchip Inc, yes
Tests, examinations
2011
Spanish Examination
Instituto Cervantes de Moscú, Diploma de Español Nivel A2
2010
Spanish Examination
Instituto Cervantes de Moscú, Diploma de Español Nivel A1
Citizenship, travel time to work
Citizenship: Kazakhstan
Permission to work: Kazakhstan, Russia
Desired travel time to work: Up to 90 minutes
